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REKABENTUK PEMODULAT DAN PENYAHMODULAT JALUR-DASAR 
PELBAGAI-MODULASI BAGI RADIO TERTAKRIF PERISIAN 
 
ABSTRAK 
 
Berlainan daripada radio berasaskan perkakasan yang hanya menyampaikan 
satu perkhidmatan komunikasi menggunakan piawaian tertentu, radio tertakrif 
perisian (SDR) menawarkan pelantar yang amat boleh-dikonfigurasi-semula untuk 
menyepadukan pelbagai fungsi bagi sistem komunikasi wayarles yang pelbagai-
modulasi, pelbagai-jalur dan pelbagai-piawaian. Tetapi, projek ini hanya berdasarkan 
SDR pelbagai-modulasi, iaitu 4-PAM, BPSK, QPSK dan 16-QAM. Pemodulat 
(MMBM) dan penyahmodulat (MMBD) jalur-dasar pelbagai-modulasi yang boleh-
dikonfigurasi direkabentuk dengan menggunakan algoritma pemprosesan isyarat 
digit (DSP) berdasarkan ciri-ciri umum yang dikongsi oleh struktur-struktur satu-
modulasi, dan seterusnya dilaksanakan dalam FPGA Virtex-4 Xilinx. Perbandingan 
keputusan masa nyata dan simulasi menunjukkan bahawa pemasaan adalah setara, 
dan perubahan tanda dan magnitud adalah ketara. Tambahan pula, sekurang-
kurangnya 17% penggunaan FPGA telah dijimat bagi MMBM dan MMBD yang 
boleh-dikonfigurasi tersebut berbanding dengan pemodulat and penyahmodulat jalur-
dasar berkumpulan-modulasi masing-masing, yang diubahsuai daripada kerja-kerja 
terdahulu. Di samping itu, penukar digit-ke-analog (DAC) dan penukar analog-ke-
digit (ADC) boleh ditukar untuk aplikasi lain dengan menyepadukan konfigurasi 
persediaan bagi DAC dan ADC ke dalam MMBM dan MMBD yang boleh-
dikonfigurasi tersebut masing-masing. Selain itu, MMBM dan MMBD yang boleh-
dikonfigurasi tersebut boleh diubahsuai selanjutnya untuk merangkumi modulasi 
PSK, PAM dan QAM yang M-ary lebih tinggi. 
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DESIGN OF MULTI-MODULATION BASEBAND MODULATOR AND 
DEMODULATOR FOR SOFTWARE DEFINED RADIO 
 
ABSTRACT 
 
In contrast to hardware-based radio that only delivers single communication 
service using particular standard, the software defined radio (SDR) provides a highly 
reconfigurable platform to integrate various functions for multi-modulation, multi-
band and multi-standard wireless communication systems. However, this project is 
only based on multi-modulation SDR, such as 4-PAM, BPSK, QPSK and 16-QAM. 
The configurable multi-modulation baseband modulator (MMBM) and demodulator 
(MMBD) are designed using digital signal processing (DSP) algorithms based on 
common features shared by single-modulation structures, and then implemented into 
Xilinx Virtex-4 FPGA. Comparing the real-time and simulation results shows that 
the timings are equivalent, and the sign and magnitude changes are significant. 
Furthermore, at least 17% FPGA utilizations have been saved for the configurable 
MMBM and MMBD as compared to the grouped-modulation baseband modulator and 
demodulator respectively, which are modified from the previous works. Moreover, digital-
to-analog converter (DAC) and analog-to-digital converter (ADC) can be changed for 
different applications by integrating setup configuration for DAC and ADC into the 
configurable MMBM and MMBD respectively. Besides, the configurable MMBM 
and MMBD can be further modified to include higher M-ary modulations of PSK, 
PAM and QAM. 
 
 
CHAPTER 1                                                                                   
INTRODUCTION 
 
1.1 General Overview 
 
Multi-modulation is one of the multi functionalities applicable to software 
defined radio (SDR) in wireless communication systems besides multi-standard and 
multi-band functionalities. The multi modulations used in the project of this thesis 
are pulse amplitude modulation (PAM), binary phase shift keying (BPSK), 
quadrature phase shift keying (QPSK) and quadrature amplitude modulation (QAM). 
The digital amplitude modulation is PAM, digital phase modulations are BPSK and 
QPSK, and digital amplitude-phase modulation is QAM. The exclusion of digital 
frequency modulation such as frequency shift keying (FSK) and Gaussian minimum 
shift keying (GMSK), is because of nonlinear modulation scheme whereas the PAM, 
PSK and QAM are linear modulation schemes (Proakis and Salehi, 2008). 
 
The configurable multi-modulation baseband modulator (MMBM) and 
demodulator (MMBD) for SDR is developed by using digital signal processing 
(DSP) algorithms, and is highly dependent on the common features as stated below:  
a) Schemes of digital amplitude, phase and amplitude-phase modulations for 
symbol mapper and demapper.  
b) Filter design parameters, coefficients and structures for pulse shaping filter 
(PSF) and matched filter (MF).  
c) Detection of timing error (e) and acquisition of optimum sampling instant (nopt) 
for symbol timing recovery (STR).  
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The operations and implementations of symbol mapper and demapper, PSF, 
MF and STR in baseband modulation and demodulation, will be presented and 
described in detailed in Chapters 2 to 4.  
 
Due to continuous-time radio frequency (RF) signal still remains prominence 
in propagating through air interface (channel), the conversions between continuous-
time and discrete-time domains using analog-to-digital converter (ADC) and digital-
to-analog converter (DAC), have become an important implementation issue, in 
order to optimize the performance of data sampling in terms of bandwidth, signal-to-
noise ratio (SNR), precision, and timing constraints (Friedman, 1990; Harris, 1998; 
Walden, 1999). Therefore, effective signal transformations are required before and 
after field programmable gate array (FPGA) by using ADC and DAC respectively. 
Ignoring the implementation issues of interfacing FPGA with ADC and DAC would 
possibly cause undesired data losses before and after processing of FPGA 
respectively, and adversely affect the overall system performance. Therefore, setup 
configuration module is also proposed for configuring ADC and DAC as well as 
FPGA onboard clock synthesizer, in order to avoid the undesired data losses. 
 
The configurable MMBM and MMBD together with the setup configuration 
module are implemented using Xilinx Virtex-4 FPGA MB Board and P240 Analog 
Module (ADC and DAC). The model name of Xilinx Virtex-4 FPGA is xc4vsx35-
10ff668. The ADC and DAC contained in P240 Analog Module are Texas 
Instruments (TI) ADS5500 (14-bit, 125 MSps) and TI dual-channel DAC5687 (16-
bit, 500 MSps, 2x-8x interpolation) respectively. 
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1.2 Problem Statements 
 
Wireless communications have become pervasive since the past two decades, 
such as universal mobile telecommunications system (UMTS) and wireless local area 
network (WLAN) (Rappaport, 2002). The rapid growth of wireless communication 
systems has led to the development of newer wireless systems and standards for high 
speed data services and voice calls. Traditional hardware-based radio deliver only 
single communication service using particular standard and cannot support multi-
standard wireless communication system due to its limited cross-functionality. 
Moreover, its upgrade via physical intervention would result in high development 
and production costs. However, the emerging software radio (SR) and software 
defined radio (SDR) has overcome the problems by providing re-configurability and 
programmability of different physical layer functions in one piece of hardware with 
lower costs (Mitola, 1995; Software Defined Radio Forum, 2009). 
 
The SDR concept employs intensively the DSP techniques to perform signal 
processing tasks which are traditionally performed by the analog components in 
transmitter and receiver (Mitola, 1995; Harris 1998). The DSP advantages of low 
complexity, high configurability, high speed, small size, low power consumption, 
low development time and low production cost, have become keys for substituting 
the sophisticated analog signal processing (ASP) (Mitola, 1995; Harris, 1998; 
Oppenheim and Schafer, 1999). However, the scalability, flexibility and multi- 
functionality of SDR would require complicated DSP-based signal processing tasks, 
thus leading to the issues of hardware and timing constraints in the implementation 
platform of SDR (Baines, 1995; Cummings, 2004).  
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Multi wireless standards are associated with different digital modulations and 
data rates (in chips or bits per second) as listed in Table 1.1 (Rappaport, 2002). Thus, 
a SDR platform with integration of different modulations and data rates can be 
reused for multi standards and would save considerable development time and costs 
(Hatai and Chakrabarti, 2010). However this would increase the complexity of SDR, 
thus larger size and higher power consumption. Therefore, a novel compression 
technique with optimization for the integration is proposed in this thesis. 
 
Table 1.1: Wireless Standards with Modulations and Data Rates (Rappaport, 2002) 
Standard Modulation Data Rate 
CDMA2000 BPSK, QPSK 1.2288 Mcps 
WCDMA QPSK, 16-QAM 3.84 Mcps 
HSDPA QPSK, 16-QAM 3.6 Mbps 
IEEE802.11 (WLAN) QPSK, 16/64-QAM 12 Mbps 
 
 
1.3 Objectives 
 
The aim of this thesis is to design multi-modulation baseband modulator 
(MMBM) and demodulator (MMBD) for software defined ratio (SDR). To achieve 
the aim, several objectives have to be fulfilled such as stated below:  
1. To design and simulate MMBM and MMBD with configurable-modulations of 
BPSK, 4-PAM, QPSK and 16-QAM. 
2. To design and simulate setup configuration module for configuring ADC, DAC 
and FPGA onboard clock synthesizer. 
3. To implement the integrated modules of MMBM and MMBD (with setup 
configuration) into FPGA devices with ADC and DAC. 
4. To analyze system performances of configurable MMBM and MMBD in terms 
of timings, pulse peaks, and FPGA utilization. 
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1.4 Scope of Works 
 
The works in this thesis focus on the designs of: digital signal processing 
(DSP) models of multi-modulation baseband modulator (MMBM) and demodulator 
(MMBD); setup configuration module for ADC, DAC and FPGA onboard clock 
synthesizer; and the integrated modules of MMBM and MMBD (with setup 
configuration). 
 
The first design is to develop a combination of pseudo-random (PR) bit 
generator, symbol mapper and root-raised cosine (RRC) pulse shaping filter (PSF), 
and a combination of RRC matched filter (MF), symbol timing recovery (STR), 
symbol demapper and raised cosine (RC) PSF, as the DSP models of MMBM and 
MMBD respectively, with configurable-modulations of BPSK, 4-PAM, QPSK and 
16-QAM. The design includes simulations of models and hardware description 
language (HDL) Verilog codes, in Xilinx System Generator/Simulink and ModelSim 
environments respectively, and comparison between both results in term of timing. 
 
The second design is to develop a combination of configurations of ADC, 
DAC and FPGA onboard clock synthesizer as setup configuration module. The 
design includes simulation of HDL Verilog codes in ModelSim environment and 
verification of serial programming interface (SPI) timing characteristics. 
 
The third design is to develop the integration of DSP model of MMBM (and 
MMBD) with setup configuration module as the integrated module of MMBM (and 
MMBD respectively). The design includes simulation of HDL Verilog codes, 
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synthesis and implementation in ModelSim, Synplify Pro and Xilinx ISE 
environments respectively. The real-time implementation results are compared with 
the simulation results in terms of pulse interval and pulse peaks, in order to prove 
that the thesis objectives are satisfied. 
 
 
1.5 Contribution of Research 
 
The main contributions of this thesis are stated as below:  
1. The development of baseband modulator (BM) and demodulator (BD) with 
configurability of multi digital amplitude and/with phase modulations such as 
BPSK, 4-PAM, QPSK and 16-QAM, which expands the software defined radio 
(SDR) applications. 
2. The development of pulse-shaping filter (PSF) with configurability of multi 
interpolation rate (L) corresponding to the selected digital modulation, which 
reduce complexity of sample rate conversion (SRC) in multi-rate processing.  
3. The improvement of the efficiencies of configurable multi-modulation 
baseband modulator (MMBM) and demodulator (MMBD) to reduce hardware 
size or FPGA utilization, thus leading to lower power consumption.  
4. The development of setup configuration module for analog-to-digital converter 
(ADC) and digital-to-analog converter (DAC), which offers configurability and 
changeability of ADC and DAC in order to interface with various analog 
signals for various applications of communication systems.  
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1.6 Thesis Outline 
 
Chapter 1: General overview of this thesis, problem statements, objectives, scope 
of works and contribution of thesis, are presented. 
 
Chapter 2: Literature review starts with software defined radio (SDR) concept 
including functional architecture and implementation platform. The second section is 
basics of digital linear modulation (PAM, PSK and QAM) and the recent researches 
using FPGA. The third section is theory and implementation of raised cosine (RC) 
pulse shaping filter (PSF). The last section is schemes of symbol timing recovery 
(STR), and the recent researches of STR.  
 
Chapter 3: Design concept elaborates implementation techniques, starting with 
theory and structures of finite impulse response (FIR) filter. The second section is 
theory and polyphase architecture of interpolation filter in sample rate conversion 
(SRC). The third section is theory and structure of Gardner timing error detector 
(TED). The last section is theory and structure of pseudo-random (PR) bit generator. 
 
Chapter 4: The first section is development flow of design and implementation of 
multi-modulation baseband modulator (MMBM) and demodulator (MMBD) for 
SDR. The second section is the required software and versions. The third until eighth 
sections are: development of DSP models of MMMM and MMBD then compiled as 
HDL netlists using Xilinx System Generator/Simulink software; HDL design of 
setup configuration module for ADC, DAC and clock synthesizer, and its integration 
with the DSP models using ModelSim software; synthesis and implementation of the 
 8 
 
integrated module of MMBM (and MMBD) using Synplify Pro and Xilinx ISE 
software respectively. The last section is hardware implementation and verification 
of the integrated modules of MMBM and MMBD using FPGA, ADC and DAC.  
 
Chapter 5: Initially, simulation results of DSP models run in System Generator 
(Sys Gen) are discussed and compared to verify functionality. In the second section, 
HDL simulation results run in ModelSim are analyzed and compared with the Sys 
Gen simulation results in term of timing for overall behavioral verification. The third 
section is verification of timing constraints with estimated timing after synthesis of 
the integrated modules using Synplify Pro. The fourth section is FPGA performances 
for implementing the integrated modules using ISE, in terms of device utilization, 
speed and power consumption. In the fifth section, real-time results are compared 
with the simulation results in terms of pulse interval and peaks for verifying system 
functionality. In the last section, efficiencies of symbol mapper, symbol demapper, 
PSF, matched filter (MF), STR, MMBM and MMBD are evaluated in term of FPGA 
utilization. 
 
Chapter 6: Summary of the project in this thesis emphasizes on the fulfillment of 
the thesis objectives, brief development flow of design and implementation, and 
advantages of the proposed design compared to the previous researches and works. 
The next section is recommendations of future works to extend the purposes of the 
proposed design and new exploration for other researchers. 
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CHAPTER 2                                                                                        
LITERATURE REVIEW 
 
2.1 Introduction 
 
In this chapter, the concept of software defined radio (SDR) is described 
briefly to show its importance in wireless communication systems nowadays. The 
SDR architecture focusing on baseband processing is studied to emphasize the signal 
processing tasks of digital modulation and demodulation. Then, the reasons to choose 
FPGA as implementation platform of SDR are also presented. 
 
The digital linear modulations such as PAM, PSK and QAM are commonly 
used to develop symbol mapper and demapper in SDR. The recent researches related 
to PAM, PSK and QAM are also presented. 
 
The raised cosine (RC) filtering is presented in detailed to show its prominence 
in developing pulse shaping filter (PSF) and matched filter (MF) in SDR.  
 
Lastly, symbol timing recovery (STR) schemes are presented in detailed. It 
shows that configurable multi-symbol-rate STR offers an attractive idea to support 
multi-modulation SDR. 
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2.2 Software Defined Radio (SDR) Overview 
 
Software radio (SR) is a set of digital signal processing (DSP) primitives, a 
metalevel system for combining the DSP primitives into communication system’s 
functions (transmitter, channel model, receiver), and a set of target processor on 
which SR is hosted for real-time communication (Mitola, 1993). An ideal SR 
receiver begins processing of incoming signal right after the antenna. Similarly, an 
ideal SR transmitter is located just before antenna. However, it is not practical due to 
constraints of ADC and DAC in terms of bandwidth and dynamic range. Therefore, a 
more practical version of SR called software defined radio (SDR) has emerged that 
performs bit-stream, baseband and intermediate frequency (IF) processing with ADC 
and DAC as closed to radio frequency (RF) conversion as possible (Mitola, 1995).  
 
The SDR is simply defined as “radio in which some or all of the physical layer 
functions are software defined” by the SDR Forum (Software Defined Radio Forum, 
2009). This implies that the architecture is flexible such that SDR may be configured 
in real time to adapt itself to various wireless standards and waveforms, frequency 
bands, bandwidths, and modes of operation (Rouphael, 2009). In commercial 
communication systems, the adoption of SDR concept in base-stations and mobile 
terminals is quite prevalent, because the SDR features of multi-band multi-standard 
functionality, programmability and upgradeability, offer an attractive solution to the 
problems of high cost, high power consumption and large size suffered by the Velcro 
approach which consists of multi radios employing multi chipsets and platforms to 
support various applications (Rouphael, 2009). Moreover, the flexibility of SDR also 
supports various quality-of-service (QoS) requirements dealing with numerous data, 
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voice and multimedia applications during mode switching between different air-
interface standards (Aghvami et al., 2001).  
 
2.2.1 Functional Architecture of SDR 
 
 
Figure 2.1: Functional Architecture of SDR (Mitola, 1995) 
 
The functional architecture of SDR is illustrated in Figure 2.1 (Mitola, 1995). 
For transmitter part, the information source coming from the user is going through: 
source encoder, forward error correction (FEC) encoder, symbol mapper, pulse 
shaping filter (PSF) to become baseband signal, digital up converter (DUC), digital 
mixer with carrier local oscillator (LO) to become IF signal, IF bandpass filter (BPF), 
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analog mixer with tunable RF LO to become RF signal, RF BPF, power amplifier 
(PA), duplexer, and finally antenna for transmission through air interface (channel). 
For receiver part, the RF signal received from antenna is going through: duplexer, RF 
BPF, low noise amplifier (LNA), analog mixer with tunable RF LO, IF BPF to 
become IF signal, digital mixer with carrier recovery, digital down converter (DDC) 
to become baseband signal, matched filter (MF), symbol demapper with symbol 
timing recovery (STR), FEC decoder, source decoder, and finally back to the user. 
 
From this point of view, the DAC and ADC are located between the interfaces 
of RF conversion and IF processing for transmitter and receiver parts respectively. 
However, this thesis only focuses on the baseband processing segment of the SDR 
architecture, meaning that the ADC and DAC are located between the interfaces of 
IF processing and baseband processing. 
 
2.2.2 Baseband Processing Segment in SDR 
 
The baseband processing involves the first level of baseband modulation (in 
transmitter) and demodulation (in receiver), predistortion (in transmitter) for 
nonlinear channels, Trellis coding (in transmitter) and decoding (in receiver), and 
soft decision parameter estimation (in receiver) (Mitola, 1995). The complexity of 
baseband segment depends on the bandwidth at baseband, and complexity of channel 
waveform and the related processing such as soft decision in receiver (Mitola, 1995). 
The baseband modulator (BM) and demodulator (BD) are composed of symbol 
mapper and PSF; and MF, STR and symbol demapper, respectively.  
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In baseband modulation and demodulation, PSF and MF are respectively used 
to improve the symbol detection by reducing inter-symbol interference (ISI) that will 
degrade the performance of receiver (Gentile, 2002). However, the pulse shaping 
would require oversampling and filtering in order to reduce the infinity bandwidth of 
rectangular pulse of symbol after symbol mapping (in transmitter). This process is 
referred as interpolation in sample rate conversion (SRC), in which the sampling rate 
is increased from symbol rate by a certain oversampling factor. The concept of SRC 
and interpolation will be described in detailed in Subheading 3.3 in Chapter 3. 
 
2.2.3 Suitability of FPGA as Implementation Platform of SDR 
 
The commonly used processor devices for implementation of DSP-based SDR 
systems are general purpose processors (GPPs), digital signal processors (DSPs), 
application specific integrated circuits (ASICs) and field programmable gate arrays 
(FPGAs) (Chou et al., 2004; Jaamour and Safadi, 2004; Safadi and Ndzi, 2006).  
 
The GPPs function with fully deterministic execution time that are switched by 
operating systems (OS) using multi-threading concept, result in low speed, high 
power consumption and high cost (Cumming, 2004; Jaamour and Safadi, 2004; 
Safadi and Ndzi, 2006).  
 
Increase in the number of instructions for executing computationally-intensive 
functions in the DSPs, causes low data throughput and high power consumption 
(Chou et al., 2004; Cummings and Haruyama, 1999; Cumming, 2004; Jaamour and 
Safadi, 2004; Safadi and Ndzi, 2006).   
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The ASICs suffer from low flexibility, high cost and long design cycle for 
system upgrades (Chou et al., 2004; Cummings and Haruyama, 1999; Cumming, 
2004; Jaamour and Safadi, 2004; Safadi and Ndzi, 2006).  
 
All these problematic issues have made the GPPs, DSPs and ASICs difficult to 
be adapted in multi-function and multi-rate DSP systems. However, the emerging 
technology of FPGAs offer a better solution for implementing SDR by employing 
dynamically reconfiguration and parallelism in pipelined structures, to build DSP 
functions such as multiply-accumulate (MAC), distributed arithmetic (DA) and Fast 
Fourier Transform (FFT), from the DSP primitive elements such as look-up tables 
(LUTs), multiplexers (Muxs), flip-flops (FFs), RAMs (Random Access Memories), 
dedicated multipliers and first-in-first-out (FIFO) (Cummings and Haruyama, 1999; 
Kramberger, 1999; Chou et al., 2004; Coulton and Carline, 2004; Cummings, 2004; 
Dick and Hwang, 2004; Safadi and Ndzi, 2006). 
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2.3 Digital Linear Modulations 
 
The digital modulation or signaling is defined as the process of mapping digital 
data in the bit-stream form (a sequence of 0s and 1s) to signals that will match the 
characteristics (e.g. bandwidth) of communication channel and resist most of the 
channel impairments (e.g. noise, attenuation, distortion, fading, interference, etc.) for 
transmission over the communication channel (Proakis and Salehi, 2008).  
 
In memoryless digital modulation scheme, the bit-stream is parsed into sets of 
k number of bits or k-bit symbol integers: 
0,1, 2, , 1oInt M= −… , 
where the modulation order Mo is given by  
2koM = . 
 
 Each set of k number of bits (or symbol integer) is mapped into one of the Mo 
possible signal waveforms, i.e. si (t), for 0 ≤ i ≤ Mo −1 (Proakis and Salehi, 2008). 
 
The symbol period is Tsym such that the symbols are transmitted at every t = 
Tsym seconds (Proakis and Salehi, 2008). While the symbol rate is given by: 
1/sym symR T= . 
 
Since each symbol contains k bits of information, the bit period is given by: 
2/ / logb sym sym oT T k T M= = . 
 
So, the bit rate is given by: 
2logb sym sym oR kR R M= = . 
(2.3) 
(2.4) 
(2.5) 
(2.1) 
(2.2) 
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The preferred mapping of symbol integers into symbols is using Gray coding, 
in which the adjacent symbol integers (sets of k number of bits) differ by one bit 
(Proakis and Salehi, 2008). This is because only a single bit error will happen when 
the symbol demapper in demodulation selects the adjacent symbol of the expected 
(transmitted) symbol due to the effect of ISI. 
 
The digital modulation is classified as linear if the principle of superposition 
can be applied in the mapping of the digital sequence into successive waveforms 
(Proakis and Salehi, 2008). The digital modulation schemes that satisfy this property 
are pulse amplitude modulation (PAM), phase shift keying (PSK) and quadrature 
amplitude modulation (QAM), which will be presented in the following subheadings. 
  
2.3.1 Pulse Amplitude Modulation (PAM) 
 
Assume that p(t) is a rectangular pulse of duration Tsym with amplitude of 1, 
and modulation order is Mo (= 2k), the signal waveforms of PAM can be represented 
as (Proakis and Salehi, 2008):  
( ) ( ), 0 1i i os t A p t i M= ≤ ≤ − , 
where the signal amplitude is given by: 
(2 1 ), 0 1
1, 3, 5, , ( 1)
i o o
i o
A i M i M
A M
= + − ≤ ≤ −
= ± ± ± ± −…
 
 
However, the signal amplitude Ai can be scaled by a factor µ to become the 
desired symbol amplitude, as given by:  
, 3 , 5 , , ( 1)
sym i
sym o
A A
A M
µ
µ µ µ µ
=
= ± ± ± ± −…
 
(2.6) 
(2.7) 
(2.8) 
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The PAM is one-dimensional (1-D) digital modulation since all symbols are 
amplitude multiples of the same basic signals, as given by equation (2.6). Therefore, 
only in-phase (I) channel is involved in symbol mapping of PAM. 
 
The recent researches related to PAM are designs and implementations of 
baseband PAM (Asif et al., 2006) and bandpass PAM or amplitude shift keying 
(ASK) modem involving FPGA platform (Saha and Sinha, 2009).  
 
The former proposed a platform composed of microcontroller, DSP processor 
and FPGA, which perform processing of data from and to real world traffic, signal 
processing of PAM modulation and demodulation, and buffering of data interfaced 
with RF conversion and driving of clocking interface respectively (Asif et al., 2006). 
The DSP processor is actually the heart of communication system but the FPGA with 
FIFO buffer is mainly used to conserve input/output bandwidth required for the main 
computational load of the DSP processor (Asif et al., 2006). 
 
As SDR complexity keeps increasing nowadays, the DSP processor can no 
longer support the computational speed due to increase of the number of instructions 
for executing computationally-intensive DSP functions in the SDR. Therefore, the 
PAM (or ASK) modulation and demodulation are recommended to be implemented 
using FPGA with full parallelism in running the DSP functions, thus leading to high 
data throughput and low power consumption (Saha and Sinha, 2009). Besides, the 
dynamically reconfiguration of FPGA also allows configurability of PAM modem to 
support for various applications of SDR. 
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2.3.2 Phase Shift Keying (PSK) 
 
Assume that p(t) is a rectangular pulse of duration Tsym with amplitude of 1, 
and modulation order is Mo (= 2k), the signal waveforms of PSK can be represented 
as (Proakis and Salehi, 2008):  
( ) ( )
0
0 0
2( ) ( )sin 2 , 0 1
2 2( ) cos sin 2 sin cos 2
i c o
o
c c
o o
i
s t p t f t i M
M
i ip t f t f t
M M
pi
pi θ
pi pi
pi θ pi θ
 
= + + ≤ ≤ − 
 
    
= + + +    
     
 
where fc is carrier frequency in Hertz (Hz) and θ0 is phase offset in radian (rad). 
 
The first and second components of equation (2.9) in terms of sin (2pifct + θ0) 
and cos (2pifct + θ0) can be represented as symbol amplitudes of I and Q channels: 
( )
,
cos 2 / , 0 1sym I o oA i M i Mµ pi= ≤ ≤ −  
( )
,
sin 2 / , 0 1sym Q o oA i M i Mµ pi= ≤ ≤ −  
where µ is a scaling factor. 
 
For binary PSK (BPSK): Mo = 2, Asym, Q = 0 for i = 0, 1; thus Q channel is 
useless, therefore BPSK is 1-D digital modulation (Proakis and Salehi, 2008). 
However for Mo ≥ 4, Asym, I ≠ 0 and Asym, Q ≠ 0 for 0 ≤ i ≤ Mo −1; thus both I and Q 
channels are involved, therefore Mo (≥ 4)-PSK is 2-D digital modulation.  
 
The recent researches related to PSK are designs and FPGA implementations 
of BPSK modem (Ahamed and Scarpino, 2005; Popescu et al., 2010) and QPSK 
modem (Song and Yao, 2010; Hatai and Chakrabarti, 2010; Bhandari et al., 2009). 
 
(2.9) 
(2.10) 
(2.11) 
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Figure 2.2: Simple BPSK Modem (Ahamed and Scarpino, 2005) 
 
The FPGA implementation of a simple BPSK modem is illustrated in Figure 
2.2 (Ahamed and Scarpino, 2005). The BPSK modulator is composed of pseudo-
noise (PN) generator, read-only memory (ROM) and 2’s complement circuit which 
are used for generating pseudo-random data pattern as input bits, generating sampled 
data stream as carrier signal, and inverting the phase of carrier sampled data only if 
the PN signal is ‘0’, respectively. Whereas the BPSK demodulator is composed of 
ROM, Booth multiplier, accumulator and comparator which are used for generating 
sampled data stream as reference carrier signal, multiplying the transmitted and 
reference carrier signals, repeatedly storing 8 consecutive product samples from 
multiplier, and making decision of either ‘1’ or ‘0’ if the accumulated value is either 
positive or negative, respectively. For further improving the BPSK modem, the 
linear-feedback shift register (LFSR) in the PN generator is modified from 4-stage to 
6-stage for better randomness, and the serial Booth multiplier is replaced by a 
parallel dedicated multiplier (Popescu et al., 2010). 
 
The FPGA implementation of a simple QPSK modem is illustrated in Figure 
2.3 (Song and Yao, 2010) below. In the QPSK modulator: the input bit is generated 
from data generator (PN generator), converted into a pair of bits and mapped to be 
the I and Q symbols Asym, I and Asym, Q which are then multiplied with two orthogonal 
Two’s complement 
circuit 
 
BPSK Modulator 
ROM B 
PN generator Booth multiplier 
ROM A 
Accumulator 
Comparator Decision 
BPSK Demodulator 
sin (2pifct) 
sin (2pifct) 
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carrier signals sin (2pifct) and cos (2pifct) respectively and summed together to form 
the QPSK signal, as referring to equations (2.9). The direct digital synthesizer (DDS) 
is used to generate the carrier signals sin (2pifct) and cos (2pifct) instead of using ROM 
(referring to Figure 2.2) because the DDS can achieve higher spurious free dynamic 
range (SFDR) by using phase dithering and Taylor series correction (Xilinx, 2005). 
On the other hand, in the QPSK demodulator: the received QPSK signal is multiplied 
with the same carrier signals sin (2pifct) and cos (2pifct) as in the modulator to form I 
and Q mixed signals, then high frequency components in the I and Q mixed signals 
are removed by using 2 separate finite impulse response (FIR) lowpass filter (LPF) 
and decision is made upon the filtered signal whether it is positive or negative to 
determine the recovered I and Q symbols as either ‘1’ or ‘0’ respectively, lastly 
demapped and converted back to bit sequence. In actual practice, DDS in the receiver 
should be replaced by a carrier recovery or synchronization, and a symbol timing 
recovery (STR) should be inserted between the LPF and the decision circuit (Dick et 
al., 2000). 
 
 
Figure 2.3: Simple QPSK Modem (Song and Yao, 2010) 
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The reconfigurable baseband modulator proposed by (Hatai and Chakrabarti, 
2010) is similar to the upper part of Figure 2.3, with the difference that 2 root-raised 
cosine (RRC) pulse shaping filters (PSFs) are inserted between the symbol mapper 
and the multipliers separately in the I and Q arms, in order to reduce the inter-symbol 
interference (ISI). The RRC PSF is implemented as a FIR filter by using distributed 
arithmetic (DA) technique to eliminate the use of multipliers for power optimization 
and enhanced speed. The interesting feature of this baseband modulator is 
parameterization such that modulation scheme can be selected as either QPSK or its 
other 3 variants of Differentially-encoded QPSK (DQPSK), pi/4 DQPSK and Offset 
QPSK (OQPSK), and roll-off factor α of RRC filter can be selected as either 0.22, 
0.35, 0.5 or 0.9 according to the need of different standards such as IS-95, UMTS 
and WCDMA. This can be done by integrating all the aforementioned modulation 
schemes and RRC filters (with different α) into a single symbol mapper and PSF 
respectively with an appropiate hardware multiplexing. In addition, this 
reconfigurable baseband modulator would be advantageous if the future transmitter 
requires small size, low power consumption and high data rate multi-standard SDR. 
 
Another interesting method of FPGA implementation of QPSK modulator is 
partial reconfiguration (Bhandari et al., 2009). In the modulator proposed by (Hatai 
and Chakrabarti, 2010), only one modulation is used at any point of time therefore 
resource utilized by all other modulations becomes overhead. However the partial 
reconfiguration can reduce this overhead by providing download of new symbol 
mapper (and PSF) altered for different modulation scheme. Besides, the resulted 
download time is smaller than the time for entire FPGA reconfiguration. 
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2.3.3 Quadrature Amplitude Modulation (QAM) 
 
Assume that p(t) is a rectangular pulse of duration Tsym with amplitude of 1, 
and modulation order is Mo (= 2k, for even k = 2, 4, 6, …), the signal waveforms of 
rectangular QAM can be represented as (Proakis and Salehi, 2008):  
( ) ( )
, 0 , 0( ) ( ) sin 2 cos 2 , 0 1i i I c i Q c os t p t A f t A f t i Mpi θ pi θ = + + + ≤ ≤ −   
where fc is carrier frequency in Hertz (Hz) and θ0 is phase offset in radian (rad). 
 
The first and second components of equation (2.12) in terms of sin (2pifct + θ0) 
and cos (2pifct + θ0) can be represented as signal amplitudes of I and Q channels: 
,
(2 1 ) 1, 3, 5, , ( 1), 0 1i I o o oA i M M i M= + − = ± ± ± ± − ≤ ≤ −…  
,
(2 1 ) 1, 3, 5, , ( 1), 0 1i Q o o oA i M M i M= + − = ± ± ± ± − ≤ ≤ −…  
 
However, the signal amplitudes of Ai, I and Ai, Q can be scaled by a factor µ to 
become the desired symbol amplitudes, as given by:  
,
(2 1 ) , 3 , 5 , , ( 1) , 0 1sym I o o oA i M M i Mµ µ µ µ µ= + − = ± ± ± ± − ≤ ≤ −…  
,
(2 1 ) , 3 , 5 , , ( 1) , 0 1sym Q o o oA i M M i Mµ µ µ µ µ= + − = ± ± ± ± − ≤ ≤ −…  
 
For Mo ≥ 4, Asym, I ≠ 0 and Asym, Q ≠ 0 for 0 ≤ i ≤ Mo −1; thus both I and Q 
channels are involved, therefore Mo (≥ 4)-QAM is 2-D digital modulation. 
 
The recent researches related to QAM are designs and implementations of 
QAM modem involving FPGA platform (Asif et al., 2006; Vu et al., 2010). 
 
The I and Q symbols of QAM are indeed two PAM symbols, but independent 
to each other due to the orthogonality of two carrier signals sin (2pifct) and cos (2pifct). 
(2.12) 
(2.15) 
(2.16) 
(2.13) 
(2.14) 
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Therefore the combinational platform of microcontroller, DSP processor and FPGA 
proposed by (Asif et al., 2006) can also be used to implement QAM modem. Indeed, 
the QAM modem system is mainly implemented using DSP processor, and FPGA is 
used to buffer data interfaced with RF conversion and to drive clocking interface. 
The total DSP computation time for 4-QAM transmitter and receiver is 16600 CPU 
cycles where each CPU cycle is referred as system clock period of 5 ns (Asif et al., 
2006). This DSP computation time is quite high (although not the most optimized 
one) thus the supported data rate is limited. Therefore the DSP processor is not 
recommended for QAM modem with high data rate as required by SDR nowadays. 
 
The FPGA implementation of 16-QAM modem proposed by (Vu et al., 2010) 
is also similar to Figure 2.3, with the differences: 2 RRC PSFs (each in I and Q arms) 
are inserted between symbol mapper and multipliers in modulator, the multipliers are 
replaced by a complex multiplier (for both modulator and demodulator), and 2 RRC 
matched filters (MFs) (each in I and Q arms), a timing synchronization, an adaptive 
equalizer and a phase recovery (also feedback to the adaptive equalizer) are inserted 
between LPFs and decision circuits in demodulator. The pair of RRC PSF and MF 
(each in I and Q arms) reduces the ISI effect and provides detection of optimum 
sampling point. The timing synchronization is based on the minimum differential 
detection in which the differential signal controls a sampler to trigger at optimum 
sampling point corresponding to peaks of the matched-filtered I/Q baseband signals. 
The adaptive equalizer employs least-mean square (LMS) algorithm to minimize the 
difference between input and output of decision circuit. Whereas the phase recovery 
de-rotates the I/Q baseband signals to form the recovered I/Q symbols. 
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2.4 Digital Pulse Shaping Filter (PSF) 
 
The communication channel is indeed a bandwidth-limited environment that 
must be matched with the bandwidth of the transmitted signal for effective and 
efficient data transmission through the channel (Rouphael, 2009). Thus, pulse 
shaping techniques are employed on the mapped symbols in order to reduce the 
infinity bandwidth down to the level that is under constraint of the channel 
bandwidth (Gentile, 2002).  
 
The common pulse shaping techniques are the convolutions of symbols with 
rectangular pulse, sinc pulse, raised cosine (RC) pulse, cosine pulse, triangular pulse, 
and Gaussian pulse (Rouphael, 2009). However, RC pulse shaping is more prevalent 
because the RC pulse can be square-rooted to become root-raised cosine (RRC) pulse 
which can be realized identically in both of the transmitter and receiver as pulse 
shaping filter (PSF) and matched filter (MF) respectively (Gentile, 2002). Therefore, 
the RRC pulse shaping technique is more efficient in terms of cost and power. The 
RC (and RRC) PSF will be presented in detailed in the following subheadings. 
 
2.4.1 Raised Cosine (RC) Pulse Shaping Filter (PSF) 
 
Assume that prect (t) is a rectangular symbol pulse of period Tsym , as given by: 
, / 2
( )
0, / 2
sym sym
rect
sym
A t T
p t
t T
 ≤
= 
>
 
 
  
(2.17) 
